

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems

Lecture 04: Building Blocks of a Processor





- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Combinational Circuit



- Combinational Circuit: no memory
 - Outputs are a function of the present inputs only.
 - As soon as inputs change, the values of <u>previous inputs are lost</u>.
 - That is, combinational logic circuits have no memory.
 - Example: inverter, tri-state buffer, encoder/decoder, multiplexer, bi-directional bus, etc.




Sequential Circuit



Sequential Circuit: has memory

- The outputs may depend upon the present inputs, the past inputs, and the previous outputs (i.e., state).
 - That is, the output of a sequential circuit may depend upon its previous outputs and so in effect has some form of memory.
 - It changes states and outputs <u>based on some conditions</u>, such as inputs or clock signal.
- Example: latch, flip-flops (FFs), etc.






- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Typical Processor Organization








- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Building Blocks: Decoder





Combinational Circuit: Decoder (1/2)



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity decoder ex is
port (in0, in1: in std logic;
      out00, out01, out10, out11: out std logic);
end decoder ex;
architecture decoder ex arch of decoder ex is
begin
  process (in0, in1)
  begin
    if in0 = '0' and in1 = '
      out00 <= '1';
                              out00
    else
      out00 <= '0';
    end if;
    if in0 = '0' and in1 = '1' then
      out01 <= '1';
                              out01
    else
      out01 <= '0';
    end if:
```

in 0	in 1	out 00	out 01	out 10	out 11
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


Combinational Circuit: Decoder (2/2)



• • •

in 0	in 1	out 00	out 01	out 10	out 11
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

end process; end decoder ex arch;



https://www.allaboutcircuits.com/textbook/digital/chpt-9/decoder/

Class Exercise 4.1

Student ID:	Date:
Name:	

Implement the Encoder based on the given table:

```
...
architecture encoder_ex_arch of encoder_ex is begin
process (in1, in2)
begin
```

in 00	in 01	in 10	in 11	out 0	out 1
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1


end process; end encoder ex arch; CENG3430 Leco4: Building Blocks of a Processor




- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Building Blocks: Multiplexer





Recall: Tri-state Buffer



in1	enable	out1
0	0	Z
1	0	Z
0	1	0
1	1	1

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tri ex is
port (in1, enable: in std logic;
              ut1: out std logic);
end tri ex;
architecture tri ex arch of tri ex is
begin
    out1 <= in1 when enable = '1' else 'Z';
end tri ex arch;
```

Combinational Circuit: Multiplexer




```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity mux ex is
port (in1, in2, sel: in std logic;
              out1: out std logic);
end mux ex;
architecture mux ex arch of mux ex is
begin
  process (in1, in2, sel)
  begin
    if sel = '0' then
      out1 <= in1; -- select in1</pre>
    else
      out1 <= in2; -- select in2</pre>
    end if;
  end process;
end mux ex arch;
```

Class Exercise 4.2

Student ID: _____ Date: Name: ____

Specify the I/O signals in the circuit:

```
entity mux ex is
port (in1, in2, sel: in std logic;
              out1: out std logic);
end mux ex;
architecture mux ex arch of mux ex is
begin
  process (in1, in2, sel)
  begin
    if sel = '0' then
      out1 <= in1;
    else
      out1 <= in2;
    end if;
  end process;
end mux ex arch;
CENG3430 Lec04: Building Blocks of a Processor
```






- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Building Blocks: Bi-directional Bus





Combinational Circuit: Bi-directional Bus

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity inout ex is
port (io1, io2: inout std logic;
          ctrl: in std logic);
end inout ex;
architecture inout ex arch of inout ex is
begin
    io1 <= io2 when ctrl = '1' else 'Z';
    -- io1 follows "io2.in"
    io2 <= io1 when ctrl = '0' else 'Z';
    -- io2 follows "io1.in"
end inout ex arch;
```

Class Exercise 4.3

Student ID: _____ Date: Name: ____

Specify the I/O signals in the circuit:

```
entity inout ex is
port (io1, io2: inout std logic;
          ctrl: in std logic);
end inout ex;
architecture inout ex arch of inout ex is
begin
    io1 <= io2 when ctrl = '1' else 'Z';
    -- io1 follows "io2.in"
    io2 <= io1 when ctrl = '0' else 'Z';
    -- io2 follows "io1.in"
end inout ex arch;
```



- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Latches and Flip Flops




- Latches and Flip-flops (FF) are the basic elements used to store information.
 - Each latch and flip flop can store one bit of data.
 - The output not only depends on the <u>current inputs</u>, but also depends on the previous input and outputs (has memory!).
- The main difference between latch and flip-flop:
 - A latch continuously checks input and changes the output whenever there is a change in input.
 - A flip-flop continuously checks input and changes the output only at times determined by the clock signal.
 - That is, a flip flop has a clock signal.



- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Building Blocks: Latch






Sequential Circuit: Latch (1/2)



- Latches are asynchronous.
 - The output of the latch only depends on its input.
- Case Study: D Latch
 - When enable line C is high, the output Q follows input D.
 - → That is why D latch is also called as transparent latch.
 - When enable line C is asserted, the latch is said to be transparent.
 - When C falls, the last state of D input is trapped and held.
 - → That is why the latch has memory!



Data need to be held.

C D Next state of Q

O X No change

1 0 Q = 0; Reset state

https://www.edgefx.in/digital-electronics-latches-and-flip-flops/

Q = 1; Set state

Sequential Circuit: Latch (2/2)



```
1 library IEEE; -- (ok vivado 2014.4)
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity latch ex is
 4 port (C, D: in std logic;
             Q: out std logic);
 6 end latch ex;
 7 architecture latch ex arch of latch ex is
  begin
     process (C, D) -- sensitivity list
10
     begin
                                              Next state of Q
       if (C = '1') then
                                       Х
                                              No change
12
         Q \leftarrow D;
       end if;
13
                                              Q = 0; Reset state
       -- no change (memory)
                                              Q = 1; Set state
     end process;
```


https://www.edgefx.in/digital-electronics-latches-and-flip-flops/

15 end latch ex arch;


Class Exercise 4.4

Student ID: _____ Date: Name: ____

Given a D latch, draw Q in the following figure:



Q






- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

Building Blocks: Flip-flops





Sequential Circuit: Flip-flop



- A Latch is a memory device to store one bit of data.
 - It has no CLOCK signal.
 - It changes output only in response to data input.
 - The value is set asynchronously.
- A Flip-flop (FF) is a clock-controlled memory device for storing one bit of data.
 - Different from a Latch, it has a CLOCK control signal input.
 - It stores the input value (i.e., low or high) and outputs the stored value only in response to the CLOCK signal.
 - The output Q can follow the input D in two ways:
 - Positive-edge-triggered: At every L to H transition of CLOCK.
 - Negative-edge-triggered: At every H to L transition of CLOCK.
 - The value can be reset asynchronously or synchronously.

Positive-Edge-Triggered FF with Async. Reset

```
RESET
 1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
                                               Positive-
 3 entity dff async is
                                               Edge-
 4 port (D, CLK, RESET: in std logic;
                                              Triggered
                   Q: out std logic);
 6 end dff async;
  architecture dff async arch of dff async is
  begin
     process (CLK, RESET) -- sensitivity list
     begin
10
        if (RESET = '1') then
12
           Q <= '0'; -- Reset Q immediately
                                                  Positive-
        elsif CLK = '1' and CLK'event then
13
                                               ← edge-
14
           Q <= D; -- Q follows input
                                                  triggered
15
        end if;
        -- no change (so has memory)
16 end process;
17 end dff async arch;
```

Recall: Attributes (Lec01)



- Another important signal attribute is the 'event.
 - This attribute yields a Boolean value of TRUE if an event has just occurred on the signal.
 - It is used primarily to determine if a clock has transitioned.
- Example (more in Lec04):

Class Exercise 4.5

Student ID:	Date:
Name:	

 Consider the following VHDL implementation of a positive-edge-triggered FF with asynchronous reset:

```
9
     process (CLK, RESET) -- sensitivity list
     begin
10
        if (RESET = '1') then
11
           O <= '0'; -- Reset O</pre>
12
        elsif CLK = '1' and CLK'event then
13
14
           Q <= D; -- Q follows input D
        end if;
15
        -- no change (so has memory)
16 end process;
– When will line 9 be executed?
 Answer:
```


– Which signal is more "powerful"? CLK or RESET?


Answer:

Class Exercise 4.6

Student ID: _____ Date: Name: ____

- Given a "50%" Positive-edgetriggered D Flip-flop with async. reset, draw the output Q.
 - "50%" means it changes state when clock is 50% between high and low.





Q


Positive-Edge-Triggered FF with Sync. Reset


```
1 library IEEE;
                                                Positive-
                                RESET
 2 use IEEE.STD LOGIC 1164.ALL;
                                                Edge-
 3 entity dff sync is
                                               Triggered
 4 port (D, CLK, RESET: in std logic;
                   Q: out std logic);
 6 end dff sync;
  architecture dff sync arch of dff sync is begin
  process (CLK) ← RESET can be removed (why?)
     begin
                                             Positive-
       if CLK = '1' and CLK'event then
10
                                           ← edge-
         if (RESET = '1') then
11
                                             triggered
12
           Q <= '0'; -- Reset Q
13
         else
14
           Q <= D; -- Q follows input D
15
         end if;
       end if;
16
       -- no change (so has memory)
     end process;
18 end dff syn arch;
```

Class Exercise 4.7

Student ID: _____ Date: Name: ____

- Given a "50%" Positive-edgetriggered D Flip-flop with sync. reset, draw the output Q.
 - "50%" means it changes state when clock is 50% between high and low.





Q

Aysnc. Reset vs. Sync. Reset (1/2)



- The order of the statements <u>inside the process</u> determines <u>asynchronous reset</u> or <u>synchronous reset</u>
 - Asynchronous Reset (check RESET first!)

```
if (RESET = '1') then
   Q <= '0'; -- Reset Q

elsif CLK = '1' and CLK'event then
   Q <= D; -- Q follows input D

end if;</pre>
```

- Synchronous Reset (check CLK first!)


```
if CLK = '1' and CLK'event then
if (RESET = '1') then

2 <= '0'; -- Reset Q
else

2 <= D; -- Q follows input D
end if;
end if;</pre>
```

Aysnc. Reset vs. Sync. Reset (2/2)





Summary



- Building Blocks of a Processor
 - Combinational Circuit: No Memory
 - Decoder
 - Multiplexer
 - Bi-directional Bus
 - Sequential Circuit: Has Memory
 - Latch
 - Flip-flop with Asynchronous Reset
 - Flip-flop with Synchronous Reset

What's the next? Finite State Machine!

